# The Supercomputer Class Evolution: A personal perspective

Gordon Bell

Microsoft Research, Silicon Valley Laboratory (1995- ) 24 April 2013 Digital Equipment Corp. (DEC) 1960-1983

# Abstract

Since my first visit to Livermore in 1961 seeing the LARC, the elegance of the 6600, and just observing computer evolution have been high points of my life as an engineer and computing observer. Throughout their early evolution, supercomputer architecture "trickled down" for use with other computers. In the mid 1990s the flow reversed when large computers became scalable and constructed from clusters of microprocessor-based computers that Livermore's Eugene Brooks wrote about in 1990. Unlike the two paths of Bell's Law that account for the birth, evolution, and death of other computer classes e.g. minicomputers,

http://ieeeghn.org/wiki/index.php/STARS:Rise\_and\_Fall\_of\_Minicomputers supercomputers have doubled in performance every year for the last 50 years.

While computer performance is the first order term to track their high performance, many other technologies e.g. FORTRAN,

LINPACK, government funding policy, and applications have contributed to the extraordinary progress. I hope to trace the trajectory and contributors to this exciting class.





GORDON BELL DISTRECT 80	PROGRAMMED DATA PROCESSOR - 1 MANUAL F-15C 6/63
TABLE OF CONTENTS         INTRODUCTION       3         PROGRAMMING POP.1       7         STANDARD AND OPTIONAL EQUIPMENT       23         PROGRAM LIBRARY       53         APPENDIX       50	Copyright 1960, 1961, 1962 by Digital Equipment Corporation DIGITAL EQUIPMENT CORPORATION • MAYNARD, MASSACHUSETT





As delivered (George Michael)	As Modified Called "Romper Room"
4k words x 18 bits/word	8k words x 18 bits/word
Freiden flexowriter + fan folded Paper Tape reader/punch	Same typewriter + reels for Paper tape Reader + paper tape punch
Type 30 Direct View CRT + Type 31 High Precision 5" CRT + Camera and light pen	Direct View CRT + New Light Pen; 5" CRT + special phosphor, Mitchell camera, claw pull down, pin registered, 1,000 ft magazines, special (CRT) dichroic filters and reference leg.
Ten frame/sec Mitchell pin- registered camera <i>leaked light</i>	Quadriphonic sound output + 10 bit D-to-A converters
	Telephone handset + microphone for sound input
4 Potter Magnetic tape handlers	4 IBM 729VI Magnetic tape handlers
2,000 crd/min Uptime Card reader <i>folded cards very fast</i>	1200 crd/min IBM 1402 card reader/punch
600 lpm Analex printer	1200 lpm IBM 1403 Printer
	Cal Comp Plotters; 12- and 30- inch widths
	Rand Tablet
	EYEBALL image digitizing
	Large Dark Room
	Mylar Paper Tape Reader/Punch
	IBM Selectric Typewriter









- 1. constant price, increasing performance direct consequence of Moore's Law
- 2. Constant or decreasing performance, decreasing cost by a factor O(10)X
- .. Leads to new structures & new computer class!
- 3. Spend more: build the largest computer that you can and that customers can afford.
- Class = platform, price, use, market, interface, etc



















## Supercomputer attributes (besides being today's largest computer)

- Function: calculate vs. record processing
- Fortran as the target language
- Quest for performance: Who can build the fastest?
   Test limits: size, power, complexity, budget, time to market
- Price: How much do you have to spend?
  - To buy, to build the building, to power, to run
  - To program
- Use (market): science & engineering simulation, design, climate, cryptography ...3d, time varying phenomena
- Scalability *post 1995*: Time, machine generation, problem size, and programming environments
- Programming environment (standards): MPI, Beowulf

# Supercomputer Hardware: Speed & parallelism

### Clock speed

- One memory (Scale up)
  - Overlap of memory access and instruction execution
  - Parallelism of a single instruction stream
  - VLIW
  - Pipelining
  - Vector processing
  - Multiprocessors—Scale up
  - Multiple streams & multi-threading scalability
- Multiple independent interconnected computers (Scale out) aka Clusters
  - Multiprocessor nodes aka constellations
  - Stream processing using GPUs
  - FPGA ala Convey?

	1946 IAS Architecture. Preliminary discussion of the logical design of an electronic computing instrument. Burks, Goldstine, and von Neumann. Over a dozen x-IACS were built from the general design architecture including IBM's 701
2.	1957 Fortran first delivery. Current FORTRAN 2008
3.	1959 7090 and 1108, CDC 1604 (scientific mainframe)
4.	1960 LARC and 1961 Stretch; 1962 Atlas commissioned
5.	1964 CDC 6600 (.48 MF)
6.	1964 IBM System 360; Scientific and Record Keeping computer
7.	1965 Amdahl's Law: single processor vs multi-P's or vectors
Β.	1969 CDC 7600 (3.3 MF)
9.	1976 Cray 1 (26 MF)
10.	1978 Caltech Cosmic Cube first multicomputer
11.	1982 Cray XMP (PK: 1 GF) The beginning of the end
12.	<b>1987 nCUBE (1K computers)</b> achieves 400-600 speedup, winning first Bell Prize at Sandia. Gustafson's Law as Amdahl's Law Corollary
13.	1992 Intel Touchstone Delta at Sandia? Reaches 100 GF
14.	1993 CM5 (60 GF Bell Prize) 1024 processors (Linpack 236 GF)
15.	1993 Top500 established using LINPACK Benchmark
16.	1994 Beowulf and MPI-1 Standards established
17.	1997 ASCI Red (1 TF) at Sandia
18.	2008 IBM BlueGene (1.5 PF)
19.	2012 Cray Titan (17.6) GPU and CUDA

Five eras of Scientific Computing		
Period	Technology	Machines (artifacts)
193x-1947	Electromechanical-vacuum tubes; one-of machines Search for "the computer"	<b>Computing with cards</b> at Los Alamos; IBM Multiplying calculator. Atanasoff, Colossus, Harvard Marks, BTL, Zuse, culminating in ENIAC. <b>The EDVAC Report.</b>
1947-1950s	Electronic Computing Era Vacuum Tube Scientific Calculators including von Neumann X-iacs	<b>The Big Bang</b> . First stored program computers that just work (Univac, IBM 701 and ERA); X-Iacs, Illiac, Maniac, etc. Amdahl's WISC
1960s	Discrete transistors. Supercomputer Class forms. Build fast single instruction stream processors; FORTRAN established.	FORTRAN; LARC, STRETCH (61), plus 7090 and CDC 1604 workhorses Seymour Cray wins: CDC 6600 (64) & 7600 (71)
Mid70s-mid 90s	ICs (bipolar)CMOS. Vector processor Era	Intro of Cray 1, vector processor 1975 and evolution takes over using multiple processors vector XMP, YMP, C-90, T-90
Mid 80s to the present	Scalables era ( commodity killer micros including "game" processors)	Scalable computers using micros: How much money? Seitz Cosmic Cube c1985, move to Intel and others. 45 companies casualties.























### Large transistorized calculators c1959-70 Not Supercomputers

IBM 704 >> IBM 7094 ERA/Univac 1103 >> 1107, 1108 CDC 1604 >> CDC 3600 Philco 212 Burroughs Datatron >> B5000, etc.



## Supercomputer Mainframes: Stretch, Harvest



<image>

































Courtesy of Burton Smith, Microsoft





# VAXen (1977) a super-minicomputer became a "personal supercomputer"



Linpack (Mflops): VAX 11/780 0.14 Cray 1 26

Clock (MHz) VAX 5 Cray 1 80



# 1982: The Lax Report to NSF's NSB

- Gresham's Law: VAXen are driving out supercomputers
- NSF needs to fund supercomputer access and centers
- 1984: NSF Establishes Office of Scientific Computing
  - NCSA at U IL (1985)
  - SDSC at UCSF
  - Cornell
  - Pittsburgh
  - Von Neumann at Princeton etc.





1987: The personal g	raphics supe	rcomputer
Peak MIPS Peak Scalar MFLOPS Peak Vector MFLOPS	32-128 16-64 32-128	Linpack (Mflops): Ardent (4) 24
Memory MB I/O MB/s Disk Capacity MB (internal) Disk Capacity GB (external) Bus BW MB/s	32-512 23-46 380-2280 1-50 256	Cray 1 26 Clock (MHz) Ardent 32 Cray 1 80
Dhrystones (KD) VAX MIPS Whetstones (MW DP) Linpack (MF DP) Livermore Loops (MF HM DP)	51-204 29-117 28-112 10-12.4 4.9-18	Cost \$120,000
Vectors/s* Polygons/s** Spheres/s Pixels/s	100,000-300,000 50,000-150,000 2,000 5.5-111M	



















Kickoff of DARPA's SCI program c1984...

Steve Squires, DARPA & Gordon Bell, Encore seated at our "Cray".

<u>10+ years later:</u> <u>"Killer micros" Clusters</u> <u>begin to be standard</u>

	Lost: The search for	r paral	lelism c1983-1997
	DOE and DARPA	Adv. Sc	i Comp. Initiative
•	ACRI French-Italian program	• Goo	dyear Aerospace MPP SIMD
•	Alliant Proprietary Crayette	• Gou	
•	American Supercomputer	• Gui	tecn I Scientific Computers
•	Ametek	• Inte	rational Parallel Machines
•	Applied Dynamics	• Ken	dall Square Research
•	Astronautics	• Kev	Computer Laboratories searching again
•	BBN	• Mas	Par
•	CDC >FTA FCI transition	• Mei	ko
	Cogent	<ul> <li>Mul</li> </ul>	tiflow
	Convex > HP	• Myr	ias
	Cray Computer > SBC GaAs flaw	• Nun	nerix
	Cray Posparch > SGI > Cray Manage	<ul> <li>Pixa</li> </ul>	r 50 - 11 535
	Cullor Harris	Pars	ytec
	Culler-Harris	• nCU	BE
	Culler Scientific Vapor	• Pris	ma
•	Cydrome VLIW	• Pyra	imid Early RISC
•	Dana/Ardent/Stellar/Stardent	• Kiug	
•	Denelcor	• Scio	Jy ntific Computer Systems (SCS)
•	Encore	• Sovi	et Supercomputers
•	Elexsi	• Sup	ertek
•	ETA Systems aka CDC;Amdahl flaw	• Sup	ercomputer Systems
•	Evans and Sutherland Computer	• Sup	renum
•	Exa	• Tera	> Cray Company
•	Flexible	• Thir	king Machines
•	Floating Point Systems SUN savior	<ul> <li>Vite</li> </ul>	sse Electronics
•	Galaxy YH-1	• Way	vetracer SIMD





















## Development of Parallel Methods For a 1024-Processor Hypercube

John L. GUSTAFSON, Gary R. MONTRY, and Robert E. BENNER Sandia National Laboratories, Albuquerque, New Mexico

#### March 1988

As printed in SIAM Journal on Scientific and Statistical Computing Vol. 9, No. 4, July 1988, pp. 609–638. (Minor revisions have been made for the Web page presentation of this paper. JLG 1995)

### EDITOR'S NOTE

[This paper] reports on the research that was recognized by two awards, the Gordon Bell Award and the Karp Prize, at IEEE's COMPCON 1988 meeting in San Francisco on March 2.

The Gordon Bell Award recognizes the best contributions to parallel processing, either speedup or throughput, for practical, full-scale problems. Two awards were proposed by Dr. Bell: one for the best speedup on a general-purpose computer and a second for the best speedup on a special-purpose architecture. This year the two awards were restructured into first through fourth place awards because of the nature of the eleven December 1987 submissions. Bell presented the first place award of \$1.000 to the authors of [this paper].























# Lessons from Beowulf

- An experiment in parallel computing systems '92
- Established vision-low cost high end computing
- Demonstrated effectiveness of PC clusters for some (not all) classes of applications
- Provided networking software
- Provided cluster management tools
- Conveyed findings to broad community
- Tutorials and the book
- Provided design standard to rally community!
- <u>Standards beget: books, trained people, software ...</u> <u>virtuous cycle that allowed apps to form</u>
- Industry began to form beyond a research project















Top 500 1993-2012		
Cray <u>Titan</u>	US, November 2012 - present)	
IBM <u>Sequoia</u> <u>Blue Gene/Q</u>	<u>US</u> , June 2012 – November 2012)	
Fujitsu <u>K computer</u>	Japan, June 2011 – June 2012)	
NUDT <u>Tianhe-1A</u>	China, November 2010 – June 2011)	
Cray <u>Jaguar</u>	<u>US</u> , November 2009 – November 2010)	
IBM <u>Roadrunner</u>	<u>US</u> , June 2008 – November 2009)	
• IBM <u>Blue Gene</u> /L	<u>US</u> , November 2004 – June 2008)	
NEC <u>Earth Simulator</u> v	Japan, June 2002 – November 2004)	
IBM <u>ASCI White</u>	<u>US</u> , November 2000 – June 2002)	
Intel <u>ASCI Red</u>	<u>US</u> , June 1997 – November 2000)	
<ul> <li>Hitachi <u>CP-PACS</u> v</li> </ul>	Japan, November 1996 – June 1997)	
<ul> <li>Hitachi <u>SR2201</u> v</li> </ul>	Japan, June 1996 – November 1996)	
Fujitsu <u>Numerical Wind Tunnel</u> v	Japan, November 1994 – June 1996)	
Intel <u>Paragon XP/S</u> 140	<u>US</u> , June 1994 – November 1994)	
Fujitsu <u>Numerical Wind Tunnel</u> v	Japan, November 1993 – June 1994)	
• TMC <u>CM-5</u>	<u>US</u> , June 1993 – November 1993)	
Intel Touchstone Delta		





- Whetstones (1972) & Dhrystones
- Spec, Specint, Specfp (1988)
- Livermore Loops (1986)
- TPM (1993)
- Linpack (1993)
- NAS parallel
- Graph (2011)
- Berkeley Dwarf Kernel/App (2011)





















