Share on Facebook Tweet on Twitter Share on LinkedIn Share by email
Speedy Bus-Mastering PCI Express

This is a bus-mastering PCIe FPGA design for the Xilinx ML605 development board that acts as an interface between a PC host's main memory and the DDR3 SODIMM on the ML605 board. An accompanying WDM driver and test application demonstrate how to access the hardware and provide speed and memory tests running at up to 1.5 gigabytes per second. The accompanying paper may be found in the proceedings of FPL 2012.


File NameSpeedyPCIExpress.msi
Date Published24 August 2012
Download Size49.61 MB

Note By installing, copying, or otherwise using this software, you agree to be bound by the terms of its license. Read the license.