Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Memory Controllers

Uncontrolled interthread interference in main memory can destroy individual threads’ memory-level parallelism, effectively serializing the memory requests of a thread whose latencies would otherwise have largely overlapped, thereby reducing single-thread performance. PAR-BS, the parallelism-aware batch scheduler, preserves each thread’s memory-level parallelism, ensures fairness and starvation freedom, and supports system-level thread priorities.

In  IEEE Micro. Special Issue: Micro's Top Picks from 2008 Computer Architecture Conferences

Publisher  IEEE
© 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. http://www.ieee.org/

Details

TypeArticle
> Publications > Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Memory Controllers