A Reconfigurable Architecture and Associated Synthesis Methodology for High Speed Packet Classification

In  IEEE/ACM International Workshop on Logic and Synthesis

Details

TypeInproceedings
Pages97-102
> Publications > A Reconfigurable Architecture and Associated Synthesis Methodology for High Speed Packet Classification