A high-performance architecture and BDD-based synthesis methodology for packet classification

In  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Details

TypeArticle
Pages698-709
Volume22
Number6
> Publications > A high-performance architecture and BDD-based synthesis methodology for packet classification