David Greaves and Satnam Singh
We describe the Kiwi parallel programming library and its associated synthesis system which is used to transform C# parallel programs into circuits for realization on FPGAs.
The Kiwi system is targeted at making reconfigurable computing technology accessible to software engineers that are willing to express their computations as
parallel programs. Although there has been much work on compiling sequential C-like programs to hardware by automatically ‘discovering’ parallelism, we work by exploiting the parallel architecture communicated by the designer through the choice of parallel and concurrent programming language constructs. Specifically, we describe
a system that takes .NET assembly language with suitable custom attributes as input and produces Verilog output which is mapped to FPGAs. We can then choose to apply
analysis and verification techniques to either the highlevel representation in C# or other .NET languages or to the generated RTL netlists. A distinctive aspect of our approach
is the exploitation of existing language constructs for concurrent programming and synchronization which contrasts with other schemes which introduce specialized
concurrency control constructs to extend a sequential language.
|Published in||IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)|
|Publisher||IEEE Computer Society|
Copyright © 2007 IEEE. Reprinted from IEEE Computer Society. This material is posted here with permission of the IEEE. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to firstname.lastname@example.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.