Designing an Efficient Hardware Implication Accelerator for SAT Solving

John D. Davis, Zhangxi Tan, Fang Yu, and Lintao Zhang

Abstract

This paper discusses the design of a hardware accelerator for Boolean Constraint Propagation (BCP) using Field Programmable Gate Arrays (FPGA). In particular, we describe the detailed implementation of the inference engine, a key component of the accelerator that performs implications. Unlike previous efforts in FPGA assisted SAT solving, our design uses Block RAM (BRAM) to store instance information. This novel design not only facilitates fast lookup and update, but also avoids synthesizing overhead for each SAT instance. We demonstrate that SAT instances can be easily partitioned into multiple groups that can be processed by multiple inference engines in parallel. By exploiting parallelism in hardware, the BCP accelerator can infer implications in 6 to 17 clock cycles for a new variable assignment. In addition, our design supports dynamic insertion and deletion of learned clauses. Cycle accurate simulation shows that our BCP accelerator is 5~16 times faster than the conventional software based approach for BCP.

Details

Publication typeInproceedings
Published inInternational Conference on Theory and Applications of Satisfiability Testing (SAT)
URLhttp://dx.doi.org/10.1007/978-3-540-79719-7_6
Pages48-62
Volume4996
SeriesLecture Notes in Computer Science
ISBN978-3-540-79718-0
AddressGuangzhou, China
PublisherSpringer
> Publications > Designing an Efficient Hardware Implication Accelerator for SAT Solving