Share on Facebook Tweet on Twitter Share on LinkedIn Share by email
CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures

A. Putnam, D. Bennett, E. Dellinger, J. Mason, P. Sundararajan, and S. Eggers

Abstract

This paper describes CHiMPS, a C-based accelerator compiler for hybrid CPU-FPGA computing platforms. CHiMPSpsilas goal is to facilitate FPGA programming for high-performance computing developers. It inputs generic ANSIC code and automatically generates VHDL blocks for an FPGA. The accelerator architecture is customized with multiple caches that are tuned to the application. Speedups of 2.8x to 36.9x (geometric mean 6.7x) are achieved on a variety of HPC benchmarks with minimal source code changes.

Details

Publication typeInproceedings
Published inField Programmable Logic and Applications, 2008. FPL 2008. International Conference on
URL10.1109/FPL.2008.4629927
Pages173-178
> Publications > CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures