Share on Facebook Tweet on Twitter Share on LinkedIn Share by email
Colt: An Experiment in Wormhole Run-Time Reconfiguration

Ray Bittner, Mark Musgrove, and Peter Athanas


Wormhole Run-Time Reconfiguration (RTR) is an attempt to create an refined computing paradigm for high performance computational tasks. By combining concepts from Field Programmable Gate Array (FPGA) technologies with data flow computing, the Colt/Stallion architecture achieves high utilization of hardware resources, and facilitates rapid run-time reconfiguration. Targeted mainly at DSP-type operations, the Colt integrated circuit – a prototype wormhole RTR device – compares favorably to contemporary DSP alternatives in terms of silicon area consumed per unit computation and in computing performance. Although emphasis has been placed on signal processing applications, general purpose computation has not been overlooked. Colt is a prototype that defines an architecture not only at the chip level but also in terms of an overall system design. As this system is realized, the concept of wormhole RTR will be applied to numerical computation and DSP applications including those common to image processing, communications systems, digital filters, acoustic processing, real-time control systems and simulation acceleration.


Publication typeProceedings
Published inPhotonics East Conference on High-Speed Computing, Digital Signal Processing, and Filtering Using FPGAs
> Publications > Colt: An Experiment in Wormhole Run-Time Reconfiguration